TO APPEAR IN IEEE TRANSACTIONS ON COMPUTERSA Study of Theoretical Issues in the Synthesis of Delay Fault Testable Circuits 1
نویسنده
چکیده
Multilevel Logic Optimization Transformations used in existing logic synthesis systems are characterized with respect to their testability preserving and testability enhancing properties. A su cient condition for a multilevel unate circuit to be \hazard free delay fault testable" is presented. In contrast to existing results that consider either \single path propagating hazard free robust tests" or \general robust tests" we consider \multiple path propagating hazard free robust tests" in our analysis. 17
منابع مشابه
Designing of Testable Reversible QCA Circuits Using a New Reversible MUX 2×1
Recently testing of Quantum-dot Cellular Automata (QCA) Circuits has attracted a lot of attention. In this paper, QCA is investigated for testable implementations of reversible logic. To amplify testability in Reversible QCA circuits, a test method regarding to Built In Self Test technique is developed for detecting all simulated defects. A new Reversible QCA MUX 2×1 desig...
متن کاملDesigning of Testable Reversible QCA Circuits Using a New Reversible MUX 2×1
Recently testing of Quantum-dot Cellular Automata (QCA) Circuits has attracted a lot of attention. In this paper, QCA is investigated for testable implementations of reversible logic. To amplify testability in Reversible QCA circuits, a test method regarding to Built In Self Test technique is developed for detecting all simulated defects. A new Reversible QCA MUX 2×1 desig...
متن کاملSynthesis of robust delay-fault-testable circuits: theory
Correct operation of synchronous digital circuits requires propagation delays of all sensitizable paths in the circuit to be smaller than a speciied limit. Physical defects and processing variations in integrated circuits can aaect the temporal behavior of a circuit without altering the logical behavior. These defects are called delay faults. In order to design, and especially to synthesize, hi...
متن کاملA Study of Theoretical Issues in the Synthesis of Delay Fault Testability Circuits
Several useful multilevel logic optimization transformations (MLOT), not known to preserve path delay fault testability (PDFT), are shown to indeed do so. We show that, while minimizing area, a number of MLOTs can also be used to \improve" PDFT! A suucient condition for identifying PDFT unate circuits is presented. We show how these results can be used to: improve a known method for synthesizin...
متن کاملSynthesis of asynchronous circuits for stuck-at and robust path delay fault testability
In this paper, we present methods for synthesizing multi-level asynchronous circuits to be both hazard-free and completely testable. Making an asynchronous two-level circuit hazard-free usually requires the introduction of either redundant or non-prime cubes, or both. This adversely a ects its testability. However, using extra inputs, which is seldom necessary, and a synthesis for testability m...
متن کامل